PIC18LF66K80-I/PT【PDF 60/351 页】MCU PIC ECAN 64KB FLASH 64TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

56页 57页 58页 59页 [60页]61页 62页 63页 64页

PIC18F66K80 FAMILY

DS39977F-page 152

2010-2012 Microchip Technology Inc.

10.2

PIR Registers

The PIR registers contain the individual flag bits for the

peripheral interrupts. Due to the number of peripheral

interrupt sources, there are six Peripheral Interrupt

Request (Flag) registers (PIR1 through PIR5).

Note 1:

Interrupt flag bits are set when an

interrupt condition occurs regardless of

the state of its corresponding enable bit or

the Global Interrupt Enable bit, GIE

(INTCON<7>).

User

software

should

ensure

the

appropriate interrupt flag bits are cleared

prior to enabling an interrupt and after

servicing that interrupt.

REGISTER 10-4:

PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0

R-0

R/W-0

PSPIF

ADIF

RC1IF

TX1IF

SSPIF

TMR1GIF

TMR2IF

TMR1IF

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

PSPIF:

Parallel Slave Port Read/Write Interrupt Flag bit

= A read or write operation has taken place (must be cleared in software)

= No read or write operation has occurred

bit 6

ADIF:

A/D Converter Interrupt Flag bit

= An A/D conversion completed (must be cleared in software)

= The A/D conversion is not complete

bit 5

RC1IF:

EUSARTx Receive Interrupt Flag bit

= The EUSARTx receive buffer, RCREG1, is full (cleared when RCREG1 is read)

= The EUSARTx receive buffer is empty

bit 4

TX1IF:

EUSARTx Transmit Interrupt Flag bit

= The EUSARTx transmit buffer, TXREG1, is empty (cleared when TXREG1 is written)

= The EUSARTx transmit buffer is full

bit 3

SSPIF:

Master Synchronous Serial Port Interrupt Flag bit

= The transmission/reception is complete (must be cleared in software)

= Waiting to transmit/receive

bit 2

TMR1GIF:

Timer1 Gate Interrupt Flag bit

= Timer gate interrupt occurred (must be cleared in software)

= No timer gate interrupt occurred

bit 1

TMR2IF:

TMR2 to PR2 Match Interrupt Flag bit

= TMR2 to PR2 match occurred (must be cleared in software)

= No TMR2 to PR2 match occurred

bit 0

TMR1IF:

TMR1 Overflow Interrupt Flag bit

= TMR1 register overflowed (must be cleared in software)

= TMR1 register did not overflow

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式